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Abstract: Many high voltage applications are realized with series connected thyristors. Voltage
imbalance among series connected thyristors during steady state as well as in transients is one of
the major concerns. This voltage imbalance is mitigated by using static and dynamic balancing
network. Dynamic balancing networks are typically designed based on reverse recovery charge of
the thyristor during turn-off, which suits many applications. But this is not the case for a crowbar
application, where turn-off of the thyristor is not a major circuit constraint. This paper proposes the
design method for dynamic balancing network considering gate turn-on delay time and the balanc-
ing network component tolerances. The paper derives two models for the dynamic balancing net-
work based on its charge-discharge cycle. The importance of charge-discharge cycle in the design
of dynamic balancing network during high di/dt operation is emphasized. Influence of dynamic
balancing resistance and crowbar current limiting inductance on voltage imbalance, charging cur-
rent and discharging current is studied using the analytical model. The proposed design method
also offers flexibility to incorporate differences in propagation delays among the thyristor drivers
that are used to trigger individual thyristors. Such delays cannot be directly incorporated in the
conventional balancing network design method based on reverse recovery. Further, it is also an-
alytically shown that designing the dynamic balancing network based on reverse recovery charge
makes the balancing network lossy and bulky for crowbar application. Simulation studies and ex-
perimental results on a 12kV , 1kA crowbar consisting of six series connected thyristors confirms
the theoretical analysis and validates the proposed approach for crowbar applications.
Nomenclature
Rs, aR Static balancing resistance and its tolerance.
Rd, Cd Dynamic balancing resistance and capacitance.
ac Tolerance of dynamic balancing capacitor.
∗”This paper is a preprint of a paper accepted by IET Power Electronics and is subject to Institution of Engineering and Technology Copyright.
When the final version is published, the copy of record will be available at IET Digital Library”
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L di/dt limiting inductor of crowbar.
N Number of thyristors connected in series.
vG, iG Thyristor gate to cathode voltage and gate current.
vAK , iA Thyristor anode to cathode voltage and anode current.
vAK,N N
th thyristor anode to cathode voltage.
VAK,1 max Maximum voltage across thyristor T1 during triggering of T2 to TN .
vCd,L Voltage across the first thyristor and L.
Vs Operating dc voltage of crowbar.
tdmax, tdmin Maximum and minimum turn on delay time.
tdTol tdmax − tdmin
ton Time taken by vAK to drop from 100% of forward blocking voltage to 0V .
ich, idis Charging and discharging current of dynamic balancing network.
Ich max, Idis max Maximum charging and discharging current of dynamic balancing network.
1. Introduction
An increasing number of power electronic systems are being used in high voltage applications,
such as high power drives, high voltage un-interruptable power supply, pulse power systems, static
VAR compensator and crowbar switches [1]. Among the various semiconductor devices available
for design, thyristor is widely used in various power electronic systems when the operating volt-
ages are in the range of kilovolts. Availability of thyristors at higher voltage and current rating
makes thyristor a good choice for such applications. In many high voltage applications, meeting
the required voltage rating with single thyristor is not feasible. Hence, there is a need for series
connection of the thyristor switches [2].
A crowbar is a fault energy-diverting element built with thyristors, connected at the output of
high voltage dc source as shown in Fig. 1(a). The dc source feeds power to sensitive loads, like
microwave or plasma tubes. The triggering of crowbar is initiated by turning on the thyristors when
a fault signal is received from fault sensing circuits in the load. This can be for conditions of over
voltage, or short circuit, or any other situations which activate the protection circuits. When the
crowbar receives the trigger signal from a protection circuit, all the series connected thyristors are
turned-on and fault energy, from the storage devices such as capacitors and the follow-on current
from the input power supply, is diverted through crowbar within a few microseconds. Concurrent
to this, the trigger signal is also transmitted to open the input circuit breaker (CB). The crowbar is
kept ON until the input CB opens, which can take as long as 100ms. This along with the triggering
of the crowbar reduces the dc voltage close to zero [3].
While connecting thyristors in series, sharing of voltage by each thyristor during steady state
as well as in dynamic condition is one of the major concerns to be addressed [4]. The main cause
of voltage imbalance in series connected thyristors during steady state is due to their difference
in reverse blocking leakage current. If the V-I characteristics of thyristors connected in series are
different, for the same leakage current, the voltage sharing among thyristors will be unequal as
illustrated in Fig. 2(a). Passive resistors Rs called static balancing networks are connected across
each thyristor as shown in Fig. 1(b) as a solution for static voltage imbalance. The value of Rs is
selected based on the reverse leakage current of thyristor [5].
When series connected thyristors are turned-off transient voltage imbalances can occur among
them due to mismatch in their reverse recovery charge [6]. When the thyristor is turned-off, the
charge carriers stored in the device need to be removed completely before it recovers its voltage
blocking capability [7, 8]. The difference in the amount of charge stored in the junction makes
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Fig. 1. Schematic of crowbar circuit showing
a. Power supply and load connection at dc output.
b. Static and dynamic balancing network.
c. Simplified equivalent circuit when thyristor T1 is off and other (N − 1) thyristors are triggered
on initially.
d. Simplified equivalent circuit when thyristor T1 is turned on subsequently.
the turn off time to vary from one thyristor to another as illustrated in Fig. 2(b). Passive resistor-
capacitor network (Rd, Cd), shown in Fig. 1(b), called dynamic balancing network, is used as a
solution for transient voltage imbalance. These are designed based on the mismatch in reverse
recovery charge of the thyristors [9].
Conventionally the static and dynamic balancing networks are designed by considering two
modes of operation of thyristors [10, 11]; in mode 1, thyristors are in blocking stage and in mode
2, thyristors are being turned-off. These modes of operation of the thyristors reflect actual operat-
ing conditions in most applications. Hence in many literature the balancing network are designed
considering turn-off condition also [12, 13, 14]. But this is not true in case of crowbar operation,
where in mode 1, thyristors are in forward blocking stage and in mode 2, thyristors are being
turned-on. This is shown to require new constraints for selection of the static and dynamic bal-
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Fig. 2. Characteristics showing
a. Mismatch in two thyristor V-I characteristics.
b. Mismatch in two thyristor reverse recovery characteristics.
c. vAK and vG waveforms showing turn-on characteristics of thyristor measured in the laboratory.
ancing network components. In [15], switching-on over voltage across series connected thyristor
is discussed, but the over voltage addressed is due to the firing capacitor connected across gate
and cathode. For a three-phase bridge circuit, the turn-on over voltage during commutation of the
complementary switch is discussed in [16], but the over voltage is solved numerically only.
When series connected thyristors are turned-on, voltage imbalance can occur due to difference
in gate turn-on delay time. In [17], the design of a dynamic balancing network based on gate
turn-on delay time is addressed. The analysis detailed in [17] did not consider the influence of dy-
namic balancing resistance and the crowbar current limiting inductance. In this paper the analysis
is extended by considering the influence of dynamic balancing resistance. The paper derives two
models for the dynamic balancing network based on its charge-discharge cycle. The importance of
charge-discharge cycle in the design of dynamic balancing network during high di/dt operation of
crowbar is also emphasized in the paper. Influence of dynamic balancing resistance and crowbar
current limiting inductance on voltage imbalance, charging current and discharging current is also
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explored. The analysis shows that for high di/dt applications the charging current of dynamic
balancing network can be higher than the discharging current. Hence by considering only the dis-
charging current as done in the conventional method, the design leads to large deviations in the
results. The paper compares this design with that using traditional dynamic balancing component
design based on reverse recovery charge. It is also found that the proposed design provides flexibil-
ity to include the difference in propagation delays among the gate driver circuits used in triggering
individual thyristors. This allows for a design without complex pulse synchronizing circuit used
in crowbar applications. Tolerances of components are also considered in the proposed balanc-
ing network design. The analytical design results are validated using time domain simulations.
Experimental results using a laboratory crowbar prototype confirms the theoretical analysis.
2. Thyristor Characteristics
Turn-on time of thyristor can be divided into three parts (a) delay time (b) rise time and (c) con-
duction spreading time [18]. After initiating the gate-to-cathode current IG, an appreciable time
td is required to establish the charge in thyristor to support a current greater than its holding cur-
rent. During rise time, iA rises rapidly in a small area near the vicinity of the gate and a similar
decrease in voltage occurs between anode and cathode vAK . The area of conduction spreads dur-
ing spreading time until the whole cathode starts conducting. In many applications, evaluating the
delays of iA rise and vAK fall with respect to gate voltage signal is better suited than with respect
to gate current signal. Also, while using devices such as Light Triggered Thyristor (LTT) the gate
currents are not accessible. In the datasheet td is defined as the time from start of the triggering
pulse vG to vAK dropping below 90% of the applied forward off-state voltage [19], as shown in a
sample experimental waveform given in Fig. 2(c). The time during which vAK drops from 90% to
20% is referred as turn on time, where as during spread time ts, vAK drops from 20% to forward
on voltage. However for the analysis the variation of vAK is assumed to be linear as shown by
dotted line in Fig. 2(c). Such an approximation shows a worst case vAK , since the approximated
vAK is delayed more than the actual curve. In the approximated vAK , turn on time ton is redefined
as the time taken by vAK to drop from 100% of forward blocking voltage to 0V . Thyristors hav-
ing smaller td will turn-on earlier than the one having higher td. This leads to voltage imbalance
among series connected thyristors. Hence dynamic balancing network consisting of Rd and Cd,
should be designed based on the gate turn-on delay time mismatch of the thyristors used. From the
datasheet of thyristors [20], it is found that forward leakage current as well as reverse leakage cur-
rent are similar. Hence the method used to design the static balancing network Rs remains similar
to the conventional method. However in the proposed method the worst case balancing network
component tolerances is also considered in the design procedure.
3. Proposed design of static and dynamic balancing network
Inductor L connected in series with the thyristor shown in Fig. 1(b), ensures that the slope of the
current does not cause any damage to the thyristor. The upper limit of the value of this inductor
is based on the amount of fault energy that can be tolerated by the load of the crowbar shown in
Fig. 1(a). The lower limit of the value of the inductor is based on the di/dt rating of the thyristor.
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3.1. Charging cycle of dynamic balancing network
Let N thyristors connected in series be fed from a dc source, Vs, through a di/dt limiting inductor,
L, as shown in Fig. 1(b). For the dynamic balancing network analysis the following assumptions
are made:
1. For worst case analysis the thyristor T1 is chosen to have maximum gate turn-on delay time
tdmax and remaining (N − 1) thyristors have minimum turn-on delay time tdmin. The differ-
ence between the maximum and minimum thyristor turn-on delay time is defined as,
tdTol = tdmax − tdmin (1)
2. During the turn-on process of thyristor, anode-to-cathode voltage varies linearly and the curve
is identical for all thyristors except it is delayed by its own gate turn-on delay time.
3. Influence of the static balancing network Rs on dynamic balancing network is assumed to be
minimal due to its relative high impedance.
4. For the worst case analysis the capacitor connected across the first thyristor is chosen to have
the lowest tolerance limit ac where ac is defined as Cd ∈ {Cd,nominal(1± ac)}
The voltage appearing across each thyristor during forward blocking state is Vs/N . ton is the
time taken by vAK to reach zero from its forward blocking voltage, Vs/N . Then the expression
for the variation of voltage across (N − 1) thyristors at time t, in the time duration tdmin ≤ t ≤
(ton + tdmin) is given by,
vAK,2(t) = vAK,3(t) = · · · = vAK,N(t) = − Vs
Nton
(t− (ton + tdmin)) (2)
Total voltage appearing across (N − 1) thyristor is,
v[AK,2 to N ](t) = −(N − 1)Vs
Nton
(t− (ton + tdmin)) (3)
Since the voltage transition across the first device T1 is not yet initiated, the dynamic balancing
network connected across T1 will be in charging cycle. During this cycle the voltage appearing
across L and T1, which includes the balancing network, is shown by a simplified equivalent circuit
in Fig. 1(c) and is given by,
vCd,L(t) = Vs − V[AK,2 to N ](t)
vCd,L(t) =
Vs
N
+
Vs(N − 1)(t− tdmin)
Nton
(4)
Based on the relative value of ton and tdTol during this cycle, the vCd,L(t) takes following values
1. If tdTol ≤ ton
vCd,L(t) =
Vs
N
+
Vs(N − 1)(t− tdmin)
Nton
(5)
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2. If tdTol > ton, the (N−1) thyristors turn on transitions will be completed at t = (tdmin+ ton).
Hence,
vCd,L(t) =

Vs
N
+
Vs(N − 1)(t− tdmin)
Nton
, if t ≤ (tdmin + ton)
Vs, if t > (tdmin + ton)
(6)
Hence the charging cycle of dynamic balancing network include two dynamic models based on
relative value of ton and tdTol, which are considered below.
3.1.1. Dynamic model for tdTol ≤ ton: The simplified equivalent circuit is shown in Fig. 1(a)
where vCd,L(t) is given by (5). If ich(t) is the charging current of dynamic balancing network, the
dynamic equation related to this circuit is given by,
L
d2ich
dt2
+Rd
dich
dt
+
ich
(1− ac)Cd =
Vs(N − 1)
Nton
(7)
The minimum value of tolerance is chosen for Cd across thyristor T1 in (7), as this gives the
worst case over voltage for T1. In most crowbar balancing circuits, Rd is much smaller than the
characteristic impedance leads to complex solutions to (7). At t = tdmin, choosing the initial
conditions as ich(t) = 0 and voltage across the inductor is zero, the above dynamic equation can
be solved as,
ich(t) =
Vs(N − 1)(1− ac)Cd
Nton
[
1− e
−δ(t−tdmin)
ωd
√
L(1− ac)Cd
cos (ωd (t− tdmin)− φ)
]
(8)
where, δ =
Rd
2L
, ωd =
√
1
L(1− ac)Cd −
(
Rd
2L
)2
and φ = tan−1
(
δ
ωd
)
.
Therefore, the voltage appearing across the first device is given by,
vAK,1(t) =
Vs
N
+
Vs(N − 1)
Nton
[
(t− tdmin)− e
−δ(t−tdmin)
ωd
sin (ωd (t− tdmin))
]
(9)
The second term in (9) represents the transient term initiated after triggering (N − 1) thyristors.
Since the first thyristor T1 get triggered at t = tdmax, the maximum value of ich(t) and VAK,1(t) are
obtained by choosing t = tdmax in (8) and (9) respectively given by,
Ich max =
Vs(N − 1)(1− ac)Cd
Nton
[
1− e
−δtdTol
ωd
√
L(1− ac)Cd
cos (ωdtdTol − φ)
]
(10)
VAK,1 max =
Vs
N
+
Vs(N − 1)
Nton
[
tdTol − e
−δtdTol
ωd
sin (ωdtdTol)
]
(11)
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3.1.2. Dynamic model for tdTol > ton: Let t1 be defined as (ton + tdmin). For t ≤ t1, vCd,L(t)
hold the first condition of (6) and the solutions are given in (8) and (9). For t > t1, vCd,L(t) is given
by the second condition of (6) and the dynamic equation can be expressed as,
L
d2ich
dt2
+Rd
dich
dt
+
ich
(1− ac)Cd = 0 (12)
This can be solved by applying initial conditions (a) ich(t) at t = t1 from (8) denoted as Ich(t1) and
(b) voltage across Cd at t1 denoted by Vc(t1) obtained as
(
VAK,1(t1) − Ich(t1)Rd
)
. VAK,1(t1) is given
by VAK,1(t) at t = t1 obtained from (9). The solution of (12) is,
ich(t) = e
−δ(t−t1) [K1cos (ωd (t− t1)) +K2sin (ωd (t− t1))] (13)
where, K1 = Ich(t1) and K2 =
Vs − Vc(t1) − Ich(t1)Lδ
Lωd
.
Therefore, the voltage appearing across the first device is given by,
VAK,1(t) = Vs+Le
−δ(t−t1)
[
(K1ωd+K2δ)sin (ωd (t− t1))+(K1δ−K2ωd)cos (ωd (t− t1))
]
(14)
The maximum value of ich(t) and VAK,1(t) during this mode of operation can be obtained by
choosing t = tdmax in (13) and (14) respectively.
3.2. Discharging cycle of dynamic balancing network
When thyristor T1 is turned on at t = tdmax, Cd discharges into the thyristor shown by a simplified
equivalent circuit given in Fig. 1(d). The slope of vAK of first thyristor is assumed to be same as
that of (N − 1) thyristors. Then the dynamic equation related to Fig. 1(d) is given by,
Rd
didis
dt
+
idis
(1− ac)Cd = −
Vs
Nton
(15)
Depending of the type of model used in (5) and (6) the initial conditions are chosen. The initial
condition for idis(t), denoted by Idis(tdmax), is obtained either from (8) for tdTol ≤ ton or from (13)
for tdTol > ton by choosing t = tdmax. Using this initial condition the solution to the dynamic
equation (15) is given by,
idis(t) =
[
Idis(tdmax) +
Vs(1− ac)Cd
Nton
]
e
−
(t− tdmax)
Rd(1− ac)Cd − Vs(1− ac)Cd
Nton
(16)
As time t increases idis(t) magnitude increases. Hence the maximum value of idis(t) can be
obtained when thyristor T1 is completely turned on. Starting from forward surge voltage, due to
turn on of (N − 1) thyristor, the time taken by the first thyristor to reach its forward conduction
voltage is,
ton,1 =
VAK,1 maxNton
Vs
+ tdmax (17)
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where VAK,1 max is obtained either from (9) for tdTol ≤ ton or from (14) for tdTol > ton by choosing
t = tdmax. The maximum value of idis(t) can be obtained by choosing t = ton,1 in (16) and is given
by,
Idis max =
[
Idis(tdmax) +
Vs(1− ac)Cd
Nton
]
e
−
(ton,1 − tdmax)
Rd(1− ac)Cd − Vs(1− ac)Cd
Nton
(18)
3.3. Static balancing resistance (Rs)
Design of static balancing network is well established in literature [5][10]. However, even in this
case it is important to consider the tolerance of the resistor Rs used in the balancing network. The
static balancing resistance across each thyristor is given by,
Rs =
Vd1 (N(1− aR) + 2aR)− (1 + aR)Vs
(N − 1)(1− a2R)(IDmax − IDmin)
(19)
where, Vd1 is the maximum allowable steady state forward blocking voltage across thyristor, IDmax
and IDmin are the maximum and minimum value of forward leakage current and aR is tolerance
limit of selected resistor such that Rs ∈ {Rs,nominal(1± aR)}.
4. Analysis of charge-discharge cycle of dynamic balancing network
Since many practical thyristor characteristics have tdTol ≤ ton, this section analyses this case in
detail. For the analysis consider a crowbar of 12kV rating built with 6 thyristor devices in series
and a di/dt limiting inductor of 250µH . The percentage over voltage appearing across the thyristor
T1 is defined as,
Vd ov =
Vd1 max − (Vs/N)
(Vs/N)
100 (20)
For various values of Cd, the Vd ov, Ich max and Idis max are computed from (20), (10) and (18)
respectively where Vd1 max is evaluated using (11). The computation is carried out by choosing
ton = 5µs and keeping tdTol of thyristor and Rd as parameters. The curve Vd ov versus Cd is
plotted in Fig. 3(a) for three different tdTol such as 3µs, 2µs and 1µs and Rd of 0Ω, 15Ω and 30Ω.
Fig. 3(a) shows that in all cases, beyond certain value of Cd there is no significant reduction in
Vd ov. Also from Figs. 3(b) and (c) higher value of Cd leads to higher charge Ich max and discharge
Idis max current. But the influence of Cd on discharge current is found to be significant compared
to its influence on charging current. Hence by choosing the minimum required value of Cd that is
sufficient to meet the required Vd ov, the discharge current can be limited to the minimum value.
Fig. 3(a) also shows an increase in Vd ov with resistance Rd whereas charge and discharge currents
reduces withRd for a given Cd. Hence by selecting a minimum value ofRd the Vd ov can be further
reduced provided the charge and discharge currents are within the rating of Cd as well as thyristor.
For a given Cd the Vd ov also depends on tdTol shown in Fig. 3(a). For higher tdTol the Vd ov is
higher. Similar characteristics are observed for charging and discharging current, which are shown
in Figs. 3(b) and (c) respectively. However the influence of tdTol on discharge current are found
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Fig. 3. Variation in the thyristor peak stress with Cd for different tdTol and Rd, with ton = 5µs
a. Percentage of over voltage Vd ov.
b. Maximum charging current Ich max.
c. Maximum discharging current Idis max.
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Fig. 4. Variation in the following parameters with Cd for different tdTol and ton keeping Rd = 5Ω
a. Percentage of over voltage Vd ov.
b. Maximum charging current Ich max.
c. Maximum discharging current Idis max.
d. Ratio of Ich max and Idis max.
to be minimal for smaller values of Rd. Figs. 4(a), (b) and (c) shows the influence of ton on Vd ov,
Ich max and Idis max for Rd = 5Ω. These curves are plotted for three different tdTol such as 3µs,
2µs and 1µs and ton of 5µs, 7.5µs and 10µs. The Vd ov, Ich max and Idis max are highly influenced
by ton and increases when ton reduces for a given Cd. The rate of increase in Vd ov, Ich max and
Idis max for different ton is more when the ratio between ton and tdTol is less.
Iratio = Ich max/Idis max for different Cd and Rd = 5Ω is shown in Fig. 4(d). The curves are
plotted for three different tdTol such as 3µs, 2µs and 1µs and ton of 5µs, 7.5µs and 10µs. From
Fig. 4(d) it can be observed that Iratio is approximately independent of ton. Also for lower Cd
from Fig. 4(d) the charging current is higher than the discharging current. Hence for the design of
dynamic balancing network Cd, it is necessary to compute both charging or discharging current.
The influence of L on Vd ov, Ich max and Idis max are shown in Figs. 5(a) and (b) respectively.
For a given Cd as L increases Vd ov and Ich max reduces whereas Idis max is independent of L.
Hence for high di/dt applications charging current can be higher than the discharging current.
This shows the importance of dynamic balancing network when operating the crowbar at high
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Fig. 5. Variation in the circuit performance factors with Cd, for different tdTol and L, keeping
Rd = 5Ω and ton = 5µs
a. Percentage of over voltage Vd ov.
b. Ich max (positive polarity) and Idis max (negative polarity).
di/dt and importance of considering both currents for its design.
4.1. Selection of dynamic balancing network (Rd,Cd)
From the analysis for a given set of conditions Vd ov shows minimum value for Rd = 0. Hence
to start, Cd is computed for the maximum allowable transient voltage Vd1 max from (11) keeping
Rd = 0. From the computed Cd the Ich max and Idis max are calculated for Rd = 0 from (10) and
(18) respectively. If these currents are within the acceptable limit then dynamic balancing network
will have only Cd of the computed value. If either Ich max or Idis max is higher than the specified
value then from Figs. 3(b) and (c) the choice is to either increaseRd or reduce Cd by compromising
on the required Vd ov. If significant increase of Rd is required to bring Ich max and Idis max within
limit, then reducing Cd will be preferable approach. The other parameters Vs, N and L required
for the computation are known from the crowbar circuit and tdmax, tdmin and ton can be obtained
from the selected thyristor datasheet.
5. Simulation results
From the system specification, the dc voltage rating of crowbar is 12kV. By connecting 6 thyristors
having part number 5STP 03X6500 (ABB) in series the above voltage rating can be achieved. In
nominal operating condition, each thyristor will see a voltage of 2kV . Other important crowbar
design parameters for this thyristor obtained from datasheet are given in Table 1.
5.1. Estimation of dynamic balancing capacitor (Cd)
Choose the maximum allowable over voltage across the thyristor as 50% (1kV ) for a maximum
value of ton equal to 5µs and tdTol of 3µs. Then from Fig. 3(a) for Rd = 0, the minimum value of
Cd required to limit Vd ov with 50% is 40nF . Also from Fig. 3(a) with Cd of 40nF , Vd ov will be
less than 50% if ton is higher than 5µs and tdTol less than 3µs. Since the Cd experience 3kV the
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Table 1 Parameters of related to crowbar and thyristors
Parameters Values
DC source voltage, Vs 12kV
Series inductance to crowbar, L 250µH
Rated dc voltage of thyristor, VD(dc) 3.3kV
Number of thyristor in series, N 6
Max. forward leakage current, IDmax 350µA
Min. forward leakage current, IDmin 100µA
Max. turn ON delay time, tdmax 3µs
Min. turn ON delay time, tdmin 0µs
R.M.S. on state current, IT (rms) 550A
Peak non-repetitive surge current, ITSM 4500A
Minimum recovery charge, Qmin 1000µC
Maximum recovery charge, Qmax 2300µC
Tolerance limit of capacitor, aC 0.1
Tolerance limit of resistor, aR 0.05
voltage rating of Cd is chosen as 4kV .
5.2. Estimation of dynamic balancing resistor (Rd)
The Ich max and Idis max for ton = 5µs, tdTol = 3µs and Rd = 0 is recorded from Figs. 3(b) and
(c) respectively. From Fig. 3(b) the Ich max for Cd = 40nF is 33A whereas from Fig. 3(c) the
discharging current 15A. Since these current are small compared to the current rating of thyristor,
given in Table 1, Cd, can be directly connected without any current limiting resistor. However a
small damping resistance of 3Ω is chosen for Rd. This is sufficient considering a parasitic loop
inductance of the (Rd, Cd) balancing network and thyristor is of the order of 100nH .
5.3. Estimation of static balancing resistor (Rs)
Based on the parameter given in Table 1 and limiting the maximum steady state voltage across any
of the thyristor Vd1 to 135% (2.7kV ), the Rs can be estimated from (19) as 2.5MΩ.
Simulations are carried out with estimated values of static and dynamic balancing network
elements. In simulation ton and tdTol is chosen as 5µs and 3µs respectively. The voltage waveform
across each thyristor during turn-on is shown in Fig. 6(a). The charging and discharging current of
Cd are shown by positive and negative polarity respectively in Fig. 6(b). Simulation results shows
that the maximum dynamic voltage reaches 3kV and matches the target design of Vd ov of 50% in
the analytical design. Also from simulation the Ich max and Idis max through Cd is found to be 33A
and 15A respectively that also matches with the analytical design performance from section 5.2.
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Fig. 6. Simulation waveforms (a. & b.) and experimental waveforms (c. & d.) considering worst
case delay
a. Simulation results showing voltage across all 6 thyristors, considering worst case delay and
parameter tolerance for the first thyristor.
b. Simulation results showing charging ich(t) and discharging idis(t) current of the first thyristor.
c. For tdTol = 2400ns, vAK waveforms across T1 and T2 with respective gate signals without
balancing network.
d. For tdTol = 2400ns, vAK waveforms across T1 and T2 with respective gate signals with balancing
network.
6. Comparison with dynamic balancing network based on reverse recovery
charge
Design of Cd based on reverse recovery charge is reported in [5]. Value of Cd based on reverse
recovery charge is,
Cd =
(
1 + (N − 1)1− aC
1 + aC
)
(Qmax −Qmin)
(1− aC)
[
Vd1
(
1 + (N − 1)1− aC
1 + aC
)
− Vs
] (21)
Using data given in Table 1 and limiting the same maximum allowable over voltage across
thyristor to 50%, the value of Cd based on reverse recovery charge is computed as 2.25µF .
From (10) and (18) the Ich max and Idis max for the above Cd with tdTol = 3µs and ton = 5µs
is 36A and 810A respectively. Comparison with the values obtained from proposed design of
dynamic balancing network, the Ich max is comparable where as the Idis max is significantly large,
closer to the rating of thyristor given in Table 1. To reduce the discharging current Rd of large
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Fig. 7. Showing
a. Photographs of static and dynamic balancing network where the component (1) is Cd (2) is Rd
and (3) is Rs.
b. Photographs of 12kV , 1kA solid state crowbar.
c. Charging (negative polarity) and discharging (positive polarity) current from dynamic balancing
network connected to T1 along with its gate signal and voltage waveform across T1 and T2.
d. Nominal voltage Vs (10kV ) applied across crowbar and current (1kApeak) through crowbar.
value of resistance and wattage is required.
Comparing the values of Cd based on turn-on delay time and based on reverse recovery charge,
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it is found that Cd with reverse recovery charge is 56 times larger than that of Cd obtained with
turn-on delay time. By Fig. 3(a) such a large value of Cd will not give any additional reduction
of Vd ov, instead it significantly increases the discharging current. This large value of discharging
current as well as large value of capacitance makes the dynamic balancing network lossy, bulky as
well as costly.
7. Experimental Results
Static and dynamic balancing network are fabricated for a crowbar of 12kV , 1kA rating. The dy-
namic balancing components Cd and Rd chosen for the experiment are 47nF and 3Ω respectively.
The value of static balancing resistance Rs used is 2.2MΩ. Both static and dynamic balancing net-
work required for one thyristor are assembled on a single four layer PCB, where interconnecting
tracks are only routed through inner layers. The top and bottom layer provides isolation to the in-
ner tracks from external media. The assembled static and dynamic balancing network is shown in
Fig. 7(a). These balancing network PCBs are mounted on crowbar unit as shown in Fig. 7(b). The
performance of balancing circuit is evaluated in lower voltage by choosing 6 numbers of thyristors
T1 to T6 having similar tdTol. A known delay is introduced to the gate signal of first thyristor T1
and the voltages across all six thyristors are recorded with and without the voltage balancing net-
work. The experiment is carried out with a dc voltage of 480V and tdTol of 800ns and 2400ns.
The tdTol of 800ns emulate the difference in propagation delay among gate signals of thyristors
and 2400ns is typically the maximum difference in turn-on delay time among thyristors. The ton
observed for the thyristors used for the experiment is 3µs. The other parameters are as given in
Table 1. The voltage waveforms across the thyristors during turn-on without balancing network for
tdTol = 800ns are shown in Figs. 8(a) and (b) where Fig. 8(a) are for T1 and T2 and Fig. 8(b) are
for T3 to T6. An appreciable over voltage of 3.75 times its steady state voltage is observed across
the delayed thyristor T1 even for small value of tdTol. The effectiveness of balancing network is
shown in Figs. 8(c) and (d) where Fig. 8(c) are for T1 and T2 and Fig. 8(d) are for T3, T4, T5 and
T6. The over voltage across T1 with balancing network is found to be insignificant as shown in
Fig. 8(c). The over voltage computed analytically with (11) is 82V which is 2% above its steady
state value that is close to the experimental result shown in Fig. 8(c). The charging and discharg-
ing current of dynamic balancing network is shown in Fig. 7(c) measured to be 0.2A and −1.2A
respectively where are the respective computed values from (10) and (18) are 0.18A and −1.14A
closely matching with the experimental results.
The experiment is repeated with tdTol = 2400ns that is close to the maximum value mentioned
in the thyristor datasheet [20]. The voltage waveforms across T1 and T2 during turn-on without
balancing network are shown in Fig. 6(c) where as that of T3 to T6 are not shown since they are
triggered simultaneously. The over voltage across T1 is found to be 676V that is 8.45 times that of
the steady state value of 80V . The voltage waveforms across T1 and T2 with balancing network is
shown in Fig. 6(d) where the over voltage across T1 is measured to be 112V that is 1.4 times of its
steady state value. The computed over voltage from (11) is found to be 112.6V which is close to
the experimental result and percentage of over voltage is close to the simulation results shown in
Fig. 6(a). The crowbar is operated by discharging the nominal forward blocking voltage of 10kV
to allow nominal current of 1kA. The applied forward voltage and crowbar current are shown in
Fig. 7(d). The performance of balancing network and crowbar are found to be satisfactory and the
proposed design procedure for the balancing network is validated with analytical, simulation and
experimental results.
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Fig. 8. For tdTol = 800ns, the vAK waveform across (Time scale: 2.5µs/div.)
a. T1 and T2 with respective gate signals without balancing network.
b. T3 to T6 without balancing network.
c. T1 and T2 with respective gate signals with balancing network.
d. T3 to T6 with balancing network.
8. Conclusion
Voltage balancing networks are often designed by considering two modes of operation of thyristors
which are reverse blocking mode and turn-off mode. Since in a crowbar application, the modes
of operation of thyristor are different, the conventional method used for the design of balancing
network if adopted, leads to very bulky balancing components with higher power loss. This paper
proposes a design method for dynamic balancing network based on gate turn-on delay time. The
paper derives two models for the dynamic balancing network and shows its importance in the
design of dynamic balancing network when crowbar operate at high di/dt. The proposed approach
for designing that balancing network results in a small value of capacitance as well as a small value
of discharging current which makes the dynamic balancing network more efficient and compact.
The influence of dynamic balancing resistance and crowbar current limiting inductance on voltage
imbalance, charging current and discharging current is explained. This method also allows one to
operate a series connected string of thyristors without any complex pulse synchronizing circuit that
is normally found in crowbar applications. The analysis done for the balancing network includes
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component tolerance to capture the worst case circuit operating conditions. For the experimental
validation two practically encountered delays, the difference in propagation delay among gate
signals of thyristors and difference in turn-on delay among thyristors, are considered. Experimental
results on a 12kV , 1kA crowbar shows excellent results and confirms the theoretical analysis and
the proposed design procedure.
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